Senior Design Bi-Weekly Status Report; Fall 2020

Team Name: sdmay21-38 Team Members: Colby McKinley, Aiman Priester, Eric Marcanio, Brady Kolosik, Byrce Snell, Jacob Betsworth Report Period: March 1st-March 15th

Past week accomplishments

- Eric Assembler
 - $\circ~$ Created a data memory table that pops up when a program is ran $\circ~$ Below is the output of the table from "Bubble sort"

Address	Data Memory	Variable
0000	00000111	array[0]
001	00000011	array[1]
010	0000010	array[2]
011	0000001	array[3]
100	00000110	array[4]
101	00000100	array[5]
110	00000101	found
111	00001000	mid
000	00000111	low
001	0000000	high
010	0000000	key
011	0000000	
100	0000000	
101	00000000	
10	00000000	
11	0000000	

- Colby Simulator
 - Added more bus mux info
 - Made font changes in register file
 - $\circ\,$ Meet with Bryce and Brady to understand CPU





- Aiman Verilog
 - Made final touches with regards to Verilog testing
 - \circ Assembled and tested more sorting algorithms that was successfully ran on the FPGA
 - Communicated with the team on their questions regarding the hardware development side of the project to be incorporated into the final piece.
- Brady Simulator
 - Various visual updates
 - Mux select lines
 - Fixing up wire segments and lining them up with the mux select lines
 - Moving intersection dots accordingly
 - \blacksquare Lining up lots of wires to be centered with certain components \circ

Began interfacing assembler and CPU with the visualization.

- Instruction memory and data memory are both populated with values from the CPU simulation, which in turn gets its data from objects stored in the browser cache provided by the assembler, above image shows instructions and data memory
- PC value is updated by taking the new value from the simulation after every cycle ran, printed in 6 bit binary regardless of the number(pad function required as js will remove all leading 0's).

Senior Design Bi-Weekly Status Report; Fall 2020

 Ability to switch below lower 32 instructions in bios, and upper 32 instructions in user space(for total accuracy with the hardware). Currently 32 lower instructions are hardcoded to noops but will be updated as it is implemented.

i281 CPU

User Code Bios Code Cycle





 Fully implemented function to change which wire is selected within the mux objects(see below).







After selecting



Relevant code snippet to show what function call looks like for updating PC and selecting a mux



Code to select an input

- Bryce CPU Simulator
 - Created a small demo of how the simulator would interface with the assembler.
 - This demonstrated that our design for connecting the assembler and simulator was valid and could work.
 - Worked with the visualizer team to connect the assembler and simulator to the visualizer.
 - This allowed us to show the iMem and dMem from the given assembly program on the visualizer.
 - This was a major milestone of our project. This initial setup demonstrated that the entire project was coming together and would likely work.
 - My role has shifted from design and implementation to guiding the visualizer team on connections and documentation of my software.
 - Worked across teams to begin integrating our entire software stack.
- Jacob Board design
 - \circ Made final updates to seven segment displays that have been given the final okay
 - \circ Added tooltips to switches and buttons to give details of functionality \circ

Added a speed slider that will be used for simulation speed

 \circ Made push button function to control them with keys u, i, o, p, and k.

Pending Issues

Assembler - Eric

• Store f - Syntax highlighting. The syntax highlighting works but when it is turned off it does not return to the correct state. I will need to repopulate the entire table of user code from the original file.

Aiman

- Block files naming should be changed due to clients request. Block3 -> _2to1mux Colby
- No major issues. GUI needs minor corrections to placement of some wires and bus width info.

Individual Contributions

Toom Mombor	Contribution	Maakly Hours	Total Hours
Team Member	contribution	weekiy Hours	

Eric Marcanio	Able to view the internals of the data memory in a new pop up table	6	31
Colby McKinley	Made UI updates	6	33
Aiman Priester	Further testing Extensive debugging	7	27
Brady Kolosik	Synthesis of the CPU and visualizer, various visual changes and functional changes to pre existing modules as well	9	29.5
Bryce Snell	Connected the assembler and visualizer to the simulator.	7	25
Jacob Betsworth	Made significant UI changes	8	25

Plans for Upcoming Reporting Period

Eric - Fix bugs in the syntax highlighting and also change the numbering in the data table to show the spot in memory for each variable rather than the line number.

Jacob - Have a meeting with Bryce to take on the UI and CPU integration, have switch 17 and 16 properly defined for game function for sw16 and reg view/mem view for sw17

Aiman - Client has new tasks which involves renaming and splitting of the files from BDF to strictly verilog.

Bryce - Continue having meetings with product owners to ensure a smooth integration period as the project enters the final stages.

Colby -

- Make corrections to the wires as requested by Dr. Stoytchev.
- Make corrections bus width info as requested by Dr. Stoytchev.
- Shrink and recenter PC Value box
- Move Register file registers to the right

Brady-

- Continue to interface with the CPU, write control signals to proper locations
- Potentially animate a mux based on a control signal
- Reimplement instruction highlighting
- Move buttons to switch between lower and upper 32 instructions into the imem module
 - Also add a checkbox to start in user space(make it preferred default as well)

Continue to refactor and clean up existing code as the design is finalized